The negative bias temperature instability (NBTI) of p-MOSFETs has become one of the most crucial reliability issues, especially when the gate oxide thickness is scaled down to less than 2nm and nitrogen is incorporated [1] . Considerable work has been done in both dc and ac NBT stresses, in which a voltage is applied on the gate electrode (V g ) and the source/drain and substrate (bulk, V b ) electrodes are grounded. It was reported that the positive bulk bias during the NBT stress has no influence on NBTI for V b up to 4V [2, 3] . But we find that the degradation can be enhanced significantly by V b , and the enhancement depends on both V g and V b . Moreover, we find, for the first time, that the degradation can be dramatically enhanced under bipolar BT stress if the bulk electrode is floating. Both phenomena suggest that the interface trap generation during the BT stress is closely related to the tunneling of hole from Si to oxide, which can be enhanced by high V b or the trapped electrons at the interface states during the bipolar BT stress.
Introduction
The negative bias temperature instability (NBTI) of p-MOSFETs has become one of the most crucial reliability issues, especially when the gate oxide thickness is scaled down to less than 2nm and nitrogen is incorporated [1] . Considerable work has been done in both dc and ac NBT stresses, in which a voltage is applied on the gate electrode (V g ) and the source/drain and substrate (bulk, V b ) electrodes are grounded. It was reported that the positive bulk bias during the NBT stress has no influence on NBTI for V b up to 4V [2, 3] . But we find that the degradation can be enhanced significantly by V b , and the enhancement depends on both V g and V b . Moreover, we find, for the first time, that the degradation can be dramatically enhanced under bipolar BT stress if the bulk electrode is floating. Both phenomena suggest that the interface trap generation during the BT stress is closely related to the tunneling of hole from Si to oxide, which can be enhanced by high V b or the trapped electrons at the interface states during the bipolar BT stress.
Devices fabrication and NBTI characterization
The tested p-MOSFETs were fabricated on n-well of p-Si substrates using a standard process with LDD, P + poly gate, and plasma-nitrided gate oxide, which has a base oxide thickness of ∼ 2nm and a peak nitrogen concentration of 9%. The device was stressed at 125 o C, by applying a dc or ac voltage on the gate while source/drain grounded and the bulk electrode is grounded, positive biased or floating. The ac voltage has a square waveform of 50% duty factor and 4.5ns rise and fall time. Immediately after stress interruption, and I d -V g and a modified direct-current current-voltage (DCIV) measurement [4] were carried out at the same temperature. Each stress was carried out on a fresh device whose initial interface trap density (N it ) is between 1.5∼ 3.0×10 9 cm -2 for all tested devices.
Results and discussion
With increasing the stress time, the DCIV peak increases and the peak positive shifts to the negative direction ( Fig. 1) , indicating the interface trap generation (∆N it ) and the fixed oxide charge buildup (∆N ot ). Fig. 2 shows the threshold shifts (∆V th ), which are extracted from the I d -V g curves, as a function of stress time under various V g and V b . Fig. 3 shows the corresponding ∆N it data extracted from the DCIV peaks (e.g. Fig. 1 ). Both figures show similar trends, i.e., at low |V g | (1.5V), ∆V th (and ∆N it ) is almost independent of V b (up to 2V), while at |V g | ≥ 2.0V, it is significantly enhanced by V b = 2V. The enhancement magnitude depends on both V g and V b . The higher |V g |, the lower V b to trigger the enhancement is. It should be noted that our finding is different to those reported by Y. Mitani et al. [3] and V. Huard et al. [2] , where |V g -V th |, rather than V g , kept the same. For simplification, only ∆N it data are shown following.
Under ac NBT stress (both unipolar and bipolar), similar V b effect still exists (Fig. 4) , while the enhancement magnitude is decreased under the bipolar stress. On the other hand, with the bulk electrode floating, ∆N it is dramatically enhanced under the bipolar stress while it remains almost unchanged under the dc or unipolar stress (Fig. 5) . ∆N ot is enhanced more significantly than ∆N it (not shown here).
In normal bipolar BT stress (V b =0), the ∆N it enhancement occurs at frequency larger than ∼ 10 kHz [5] . With V b floating, the enhancement magnitude is much larger and the enhancement occurs at 1 Hz and then saturates or increases very slowly at frequency larger than 1 kHz (Fig. 6 ). At the early stress time, ∆N it increases with time in a power-law but with the exponent n much larger than 0.25 (Fig. 7) , indicating that there is an additional mechanism for both ∆N it and ∆N ot . The decrease of the increase rate at the longer stress time can be ascribed to the passivation effect [5] . The effects of the stress voltage magnitude are shown in Figs. 8 and 9. The enhancement occurs when the positive voltage (V + ) of the unsymmetrical bipolar waveform is larger than about 1.3V.
It is well known that ∆N it (also ∆N ot ) is closely related to the holes in the inversion layer. We speculate that it is not the total density of holes, but the density of high-energy holes that can tunnel into oxide, plays a role to the ∆N it (and ∆N ot ). In the V b = 0 case, the holes are the "cold" holes, and are excited only by temperature. If V b > 0, the holes can be accelerated by the bulk voltage, therefore the tunneling probability is significantly enhanced even though the total hole density is reduced due to the reduction of |V g -V th | [6] . In the case of bipolar stress with V b floating, the electrons trapped at the interface or near-interface states can not follow the applied V g variation. The build-in electric field originated from the trapped electrons can accelerate the hole tunneling when V g shifts from positive to negative, thus enhance the ∆N it generation. Because the electrons are trapped at the upper half of the band gap, the V + to trigger this enhancement should be larger than the middle-gap voltage (V mg ), as confirmed by Fig. 9 .
Our finding indicates that, in some cases that the bulk electrode is floating, e.g. for SOI devices without body contact, a dramatic degradation may occur under bipolar stress. On the other hand, very large V th shift (e.g., >1V) can be obtained at a relatively small |V g | by floating V b and applying a bipolar V g .
Conclusion
The V b (grounded, positive biased, or floating) effects on both dc and ac NBTI are studied. The positive bulk bias can enhance the ∆N it generation significantly under dc and unipolar ac stresses. Moreover, a dramatic ∆N it enhancement is observed under the bipolar BT stress with V b floating. We suspect that the enhancement is due to the 
